

The fabrication of InGaAs MOSFET with Y_2O_3 gate insulator

Seong Kwang Kim^{1,2}, Dae-Myeong Geum^{2,3}, Jungmin Lee¹, Min-Su Park², Jae-Phil Shim², Chang Zoo Kim⁴, Hyung-jun Kim², Jin-Dong Song², Won Jun Choi², Sung-Jin Choi¹, Dae Hwan Kim¹, SangHyeon Kim^{2*} and Dong Myong Kim^{1*}

¹ School of Electrical Engineering, Kookmin University, Korea

² Korea Institute of Science and Technology, Korea

³ Department of Materials Science and Engineering, Seoul National University, Korea

⁴ Korea Advanced Nano Fab Center, Korea

*E-mail : sh-kim@kist.re.kr, dmkim@kookmin.ac.kr

Gate stack formation using high-k dielectric materials has been extensively studied on InGaAs channel as an alternative for next node transistors. It is known that a trivalent oxide has good interfacial properties with InGaAs. Many studies on Al_2O_3/HfO_2 double-layer gate insulator showed low interface trap density as well as low capacitance equivalent thickness (CET) [1]. On the other hand, Y_2O_3 is also expected for an oxide material with good interfacial properties and larger dielectric constant than that of Al_2O_3 . In previous work, we demonstrated bottom gate MOSFET using Y_2O_3 gate insulator with InGaAs channel [2] in which $Y_2O_3/InGaAs$ evidently showed low interface trap density of around $10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ and high effective mobility (μ_{eff}).

In this study, we investigated top gate InGaAs MOSFET (gate recess type) using the $Y_2O_3/InGaAs$ gate stack. We used n⁺InGaAs/InP(cap)/InGaAs(intrinsic)/InP(buffer)/S.I.InP substrate. Figure 1 shows the schematic image of final device structure. First, a mesa was defined by wet etching, followed by gate recess etching. The n⁺InGaAs was etched by citric acid and then InP was etched by HCl based solutions. Next, 15 nm-thick Y_2O_3 was deposited by electron beam (E-beam) evaporation. Then, 5 nm-thick Al_2O_3 was subsequently deposited by atomic layer deposition. After gate metal deposition, source and drain metal was deposited by E-beam evaporation. We obtained a good transfer curves with 10^6 on/off ratio and subthreshold swing of about 110 mV/dec as shown in Fig. 2. Also, the high peak mobility of approximately $1,200 \text{ cm}^2/\text{V}\cdot\text{s}$ was obtained as shown in Fig. 3.




Fig. 1. Schematic image of InGaAs MOSFET (left). Fig. 2, 3. The transfer (center) and μ_{eff} (right) curves of InGaAs MOSFET.

[1] R. Suzuki *et al.*, *APL* **100**, 132906 (2012), T. W. Kim *et al.*, *EDL* **36**, p. 223 (2015)

[2] S. -H. Kim *et al.*, *EDL* **36**, p. 451 (2015)

Acknowledgment: This work was supported by the National Research Foundation of Korea (NRF) Grant 2013R1A2A2A05005472, 2015004870 funded by the Korean Ministry of Education, Science and Technology (MEST), in part by BK+ (Educational Research Team for Creative Engineers on Material-Device-Circuit Co-Design) under Grant 22A20130000042, and in part by IC Design Education Center (IDEC), in part by the KIST Grant 2E25800 funded by KIST Institutional Program, in part by the Ministry of Trade, Industry & Energy (MOTIE).